SCHEMATIC at CGO’24

We will be presenting SCHEMATIC, a compile-time technique to place checkpoint in intermittent programs, and select a memory allocation for its variables at CGO’24.

Continue reading

Nassim Amalou defends his PhD

Nassim was a PhD student co-advised by Isabelle Puaut from PACAP and Élisa Fromont from LACODAM. On December 12th 2023, he successfully defended his PhD titled “Machine learning for timing estimation“. Congratulations, Nassim!

Continue reading

Sara Hoseininasab at ARC 2023

Sara Hoseininasab presented her work titled “Rapid Prototyping of Complex Micro-architectures Through High-Level Synthesis” at the 19th International Symposium on Applied Reconfigurable Computing (ARC 2023) in Cottbus, Germany.

Continue reading

André Seznec receives the B. Ramakrishna Rau Award

André Seznec received the award “for pioneering contributions to cache design and branch prediction” on Oct 21st, during the (virtual) MICRO conference. The IEEE CS B. Ramakrishna Rau award was established in memory of B. Ramakrishna Rau, and awarded in recognition of his distinguished career in promoting and expanding the use of innovative computer microarchitecture techniques, including his innovation in compiler technology, his leadership in academic and industrial computer architecture, and his extremely high personal and ethical standards.

Continue reading

PhD defense of Niloofar Charmchi

Niloofar Charmchi successfully defended her PhD on Friday, July 10, 2020 at 10am. Jury members Rapporteurs : Karine HEYDEMANN Maîtresse de conférence, Sorbonne Université David DEFOUR Maître de conférence, Université de Perpignan Via Domitia Examinateurs : Florent DE DINECHIN Professeur des universités, INSA Lyon Steven DERRIEN Professeur des universités, Université Rennes 1 Directeur de thèse : André Seznec Directeur de recherches, Inria Co-dir. de thèse : Caroline Collange Chargée de recherche, Inria Title : Compressed Cache Layout Aware Prefetching Abstract: The speed gap between CPU and memory is impairing performance. Cache compression and hardware prefetching are two techniques that could…

Continue reading

Oustanding Paper Award

Congratulations to Benjamin Rouxel, Stefanos Skalistis, Steven Derrien and Isabelle Puaut who received an Outstanding paper award for their paper entitled “Hiding Communication Delays in Contention-Free Execution for SPM-based Multi-Core Architectures” at the Euromicro conference on real time systems 2019 (see paper).

Continue reading