Standard Integrated Circuits are reaching their limits and need to evolve to meet the requirements of next-generation computing. One of the most promising evolutions  are the next-generation 3D FPGAs (three-dimensional Field Programmable Gate Arrays), which will allow efficient dynamic  reconfigurations  in a massively parallel manner. Software applications running on such architectures can  efficiently reconfigure  the hardware at runtime according to their  needs, thereby achieving significant savings in circuit space, energy consumption, and execution time.

This new hardware paradigm  opens many opportunities for research since there are no no execution models and no dedicated tools for programming software applications on them.  Therefore, we shall address the following topics: designing massively parallel dynamically reconfigurable architectures; proposing execution models as well as dedicated programming languages for them; and designing software engineering tools for those languages: compilers, simulators, and formal verifiers, for enabling the rigorous, efficient, and safe programming of software applications on the new hardware.

Our  application domain is safety-critical embedded applications performing intensive computation.