Brice GOGLIN

Author's posts

Two postdoc positions available

The team is recruiting two postdoc researchers: Modelization of IO congestion. The profile is pretty open from theoretical to applied. Feel free to contact G. Pallez directly if you are interested to know more about the position. https://jobs.inria.fr/public/classic/fr/offres/2020-03028 Design of strategies and tools for placing HPC tasks and data on heterogeneous memory architecture. Contact B. …

Continue reading

Engineer position available

We are looking for an engineer for analyzing the I/O behavior of HPC applications https://jobs.inria.fr/public/classic/fr/offres/2020-03037

hwloc 2.3.0 published

A new major hwloc release 2.3.0 was published. It brings a new API for describing heterogeneous platforms, support for AMD RSMI library for managing GPUs, as well as many small improvements all over the place.

V. Honoré defends his PhD thesis on October 15th

Valentin Honoré will defend his PhD thesis entitled “HPC – Big Data Convergence: Managing the Diversity of Application Profiles on HPC Facilities” at University of Bordeaux on October 15th. The jury will be composed of: Gabriel Antoniu, Director of Research – Inria (Examiner) Anne Benoit, Associate Professor – ENS Lyon (Reviewer) Ewa Deelman, Research Director …

Continue reading

B. Goglin gave a Keynote at the SBAC-PAD conference

B. Goglin gave a keynote at the SBAC-PAD international conference. He talked about process placement, modeling hierarchical architectures and heterogeneous resources.

Hardware-based communicator split accepted in MPI 4.0

G. Mercier’s proposal for hardware-topology-based MPI communicator split passed the 2nd vote at the MPI Forum meeting on June 30th, which means it will be in the revision 4.0 of the MPI standard (official release in 2020Q4). The “Guided” mode is described here while the “Unguided” mode is here. A prototype implementation is already available …

Continue reading

Talk by Ana Gainaru on December 16th

Ana Gainaru from Vanderbilt University (TN, USA) will present a talk entitled “HPC for All: Easy deployment for heterogeneous dynamic applications.”

Guillaume Mercier defended his habilitation

Guillaume Mercier defended his habilitation on December 4th. His habilitation is entitled “Challenges of Message Passing Evolution and Management of Hierarchical Hardware Topologies”.

Talk by Jesper Larsson Träff on December 3rd

Cartesian Collective Communication “Advice to users”, “Advice to implementers”, and “Advice to Standardizers” Cartesian Collective Communication (or stencil communication) is a restricted form of general, sparse, graph neighborhood collective communication as known in for instance MPI. The prime charactistic of Cartesian Collective Communication is that processes organized in a d-dimensional torus (or mesh) all communicate …

Continue reading

G. Pallez winner of the IEEE-CS TCHPC Early Career Researchers Award

Guillaume Pallez (Aupy) wins the 2019 IEEE-CS TCHPC Early Career Researchers Award for Excellence in High Performance Computing. The award will be presented at the SC19 conference that will be held in Denver next month. https://tc.computer.org/tchpc/2019/10/07/2019-ieee-cs-tchpc-award-winners/